EGC442 Class Notes 3/10/2023

Baback Izadi


Division of Engineering Programs bai@engr.newpaltz.edu




Average	82.5
Median	85.5
MAX	92.0
Minimum	67.0


Consider a rising clock edge that causes 3000 to be written into the PC.	
 The 3000 waits at the instruction memory input for the next rising clock edge, at which time the instruction at address 3000 is read out. True False 	Correct Because the instruction memory only reads, the instruction memory is like combinational logic. So the read begins as soon as the new address arrives, without waiting for a rising clock edge.
 2) After the address 3000 is read into the PC, the 3000 only propagates to the adder. True False 	Correct When the 3000 is written into the PC, the 3000 propagates simultaneously to both the instruction memory and the adder.
3) The 3000 waits at the adder input for the next rising clock edge.TrueFalse	Correct The adder is combinational logic, so the 3000 enters the adder logic without waiting for a rising clock edge.
 4) 3001 will be waiting at the PC's input to be written on the next instruction fetch cycle. True False 	Correct The adder adds 4, not 1, because each MIPS word is 4 bytes.

 The register file always outputs the two registers' values for the two input read addresses. True False 	Correct The register file does not wait for a rising clock edge, nor any special control signals, to output those two registers' values.
2) The register file writes to one register on every rising clock edge.TrueFalse	Correct The write only occurs if the RegWrite input is 1.
 3) The design can read from two registers and write to one register during the same clock cycle. True False 	Correct Because the design is edge triggered, the read values will be waiting at register inputs to be written on the next rising clock edge.
 4) The programmer must take care not to create a program that writes to a register during the same cycle that the same register is read. O True False 	Correct Instructions like add \$s1, \$s1, \$s0 (read \$s1 and \$s0, add values, and write the result to \$s1) are common. Because the design is edge triggered, the reads will occur, then the add, and the result will be waiting and ready to be written on the next rising clock edge.







Register File



Building the Datapath Of R





10) Daw the data path for only lw rt, d16 (rs). Make sure to only use the components that are necessary.

